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Abstract—Many long short-term memory (LSTM) applications need fast yet compact models. Neural network compression
approaches, such as the grow-and-prune paradigm, have proved to be promising for cutting down network complexity by skipping
insignificant weights. However, current compression strategies are mostly hardware-agnostic and network complexity reduction does
not always translate into execution efficiency. In this work, we propose a hardware-guided symbiotic training methodology for compact,
accurate, yet execution-efficient inference models. It is based on our observation that hardware may introduce substantial
non-monotonic behavior, which we call the latency hysteresis effect, when evaluating network size vs. inference latency. This
observation raises question about the mainstream smaller-dimension-is-better compression strategy, which often leads to a
sub-optimal model architecture. By leveraging the hardware-impacted hysteresis effect and sparsity, we are able to achieve the
symbiosis of model compactness and accuracy with execution efficiency, thus reducing LSTM latency while increasing its accuracy. We
have evaluated our algorithms on language modeling and speech recognition applications. Relative to the traditional stacked LSTM
architecture obtained for the Penn Treebank dataset, we reduce the number of parameters by 18.0× (30.5×) and measured run-time
latency by up to 2.4× (5.2×) on Nvidia GPUs (Intel Xeon CPUs) without any accuracy degradation. For the DeepSpeech2 architecture
obtained for the AN4 dataset, we reduce the number of parameters by 7.0× (19.4×), word error rate from 12.9% to 9.9% (10.4%), and
measured run-time latency by up to 1.7× (2.4×) on Nvidia GPUs (Intel Xeon CPUs). Thus, our method yields compact, accurate, yet
execution-efficient inference models.
Index Terms—Deep learning; grow-and-prune synthesis; language modeling; long short-term memory; neural network; speech
recognition; stacked architecture.
F
1 INTRODUCTION
Long short-term memory (LSTM) has been widely de-
ployed for applications like speech recognition [1], neural
machine translation [2], health monitoring [3], and language
modeling [4], [5]. It is capable of learning both the long-
term and short-term dependencies in sequential data [6].
Researchers have kept increasing the depth and size of
LSTM models to improve their accuracy. For example, the
DeepSpeech2 architecture [1] is more than 2× deeper and
10× larger than the initial DeepSpeech architecture [7]. A
deep neural network (NN) architecture allows the model
to capture low/mid/high-level features through a multi-
level abstraction that typically results in high inference accu-
racy [8]. But it also leads to a sharp increase in computation,
thus posing significant challenges to model deployment. In
addition, a large NN model consumes substantial storage,
memory bandwidth, and computational resources that may
be too excessive for mobile and embedded devices [9], [10],
[11], [12]. Furthermore, the increasingly stringent latency
constraints imposed by real-time applications make large
high-latency LSTMs unusable. Thus, it is practically im-
portant to optimize the model from all three aspects of
performance simultaneously: model compactness, accuracy,
and execution efficiency.
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Network compression has emerged as a promising tech-
nique to reduce the computational cost of deep NNs by
eliminating connections with insignificant weights, such
as zeros or near-zeros. By leveraging effective network
growth [13] and pruning [14] techniques, the number of
parameters can be cut down by over 30× for convolutional
neural networks (CNNs) [13], [14], [15] and more than 10×
for LSTMs [5], [16], [17], [18]. However, current compression
strategies are mostly hardware-agnostic, and network com-
plexity reduction does not always translate into execution
efficiency and may even have an adverse impact on other
performance metrics. For example, training NNs towards
extreme weight sparsity offers little execution performance
gain on current GPUs due to a lack of effective sparsity
support. Moreover, some compressed networks may even
suffer from inefficient execution, as observed in [19].
In this work, we propose a novel hardware-guided sym-
biotic training methodology based on our observation that
the hardware may introduce substantial non-monotonicity
(we call this the latency hysteresis effect (LHE)): a smaller
model, which typically has a lower accuracy, may also be
slower at run-time. This observation raises a question about
the mainstream smaller-dimension-is-better strategy, which
often leads to a sub-optimal design point in the model
architecture space. By leveraging the hardware-impacted
hysteresis effect, we are able to achieve the symbiosis of all
three performance aspects: higher accuracy, smaller model
size, and lower inference latency. To evaluate this symbiotic
ar
X
iv
:1
90
1.
10
99
7v
1 
 [c
s.N
E]
  3
0 J
an
 20
19
2strategy, we adopt the internally deeper hidden-layer LSTM
(H-LSTM) structure [18] to reduce the number of stacked
layers, and start training from a sparse seed architecture,
which grows effective connections to reach an initial high
accuracy. Then we employ our hardware-guided struc-
tured grow-and-prune algorithms to shrink the network
into hardware-favored dimensions. Finally, we prune the
network weights again for extra compactness.
The major contributions of our approach can be summa-
rized as follows:
1) We propose a novel training methodology to exploit
hardware LHE to achieve a symbiosis of model
compactness and accuracy with reduced run-time
latency.
2) We combine multi-granular grow-and-prune algo-
rithms with hardware guidance to reduce the model
into a hardware-favored architecture. This is the
first work that effectively avoids sub-optimal design
points that may consume as much as 90% of the
model architecture space.
3) The reported results outperform those from the lit-
erature from all three design perspectives: (a) 7.0×
to 30.5× model compression, (b) higher accuracy,
and (c) 1.4× to 5.2× reduction in run-time latency
on Nvidia GPUs and Intel Xeon CPUs. Thus, our
method yields compact, accurate, yet execution-
efficient inference models.
The rest of this paper is organized as follows. We review
related works in Section 2. Then, we explain the motivation
of this work in Section 3. In Section 4, we discuss our pro-
posed methodology in detail. We present our experimental
results on both language modeling and speed recognition in
Section 5. Finally, we draw a conclusion in Section 6.
2 RELATED WORK
Various attempts have been made to improve the efficiency
of LSTM models. One direction focuses on improving the
LSTM cells. The gated recurrent unit (GRU) utilizes reset
and update gates to achieve a similar performance to an
LSTM while reducing computational cost [20]. Quasi-RNN
explores the intrinsic parallelism of time series data to
outperform an LSTM for the same hidden state width [21].
H-LSTM incorporates deeper control gates to reduce the
number of external stacked layers. It achieves higher accu-
racy than the GRU and LSTM with fewer parameters [18].
Network compression techniques, such as the grow-and-
prune paradigm, have recently emerged as another direc-
tion for reducing LSTM redundancy. The pruning method
was initially shown to be effective on large CNNs by
demonstrating the reduction in the number of parame-
ters in AlexNet by 9× and VGG by 13× for the well-
known ImageNet dataset, without any accuracy loss [14].
Follow-up works have successfully scaled this technique to
LSTMs [5], [16], [17]. For example, a recent work proposes
structured pruning for LSTMs through group LASSO regu-
larization [5]. Network growth is a complementary method
to pruning. It enables a more sparse yet accurate model to
be obtained before pruning starts [13]. A grow-and-prune
paradigm typically reduces the number of parameters in
Fig. 1. Matrix multiplication latency on Nvidia Tesla P100 (up) and
Quadro P2000 (down) GPUs using cuSPARSE and cuBLAS libraries.
Weight matrix: sparse and square, dimension on the x-axis. Input matrix:
dense, batch size 16.
CNNs [13] and LSTMs [18] by another 2×. However, all
these methods are hardware-agnostic. Most of them uti-
lize monotonic optimization metrics, e.g., smaller matrix
dimensions or fewer multiply-accumulate operations, hence
optimize towards slimmer or more sparse models that may
not necessarily translate into execution efficiency.
There have been some recent efforts towards bridging
the gap between complexity removal and execution effi-
ciency for CNNs through hardware-heuristics-guided prun-
ing approaches. For example, Scalpel [19] adopts different
pruning strategies based on three hardware parallelism
levels (low, moderate, and high) of the underlying hard-
ware. DeftNN [22] removes a synapse vector that is highly
correlated with another one in the weight matrix, on the
assumption that a smaller dimension leads to improved
latency. However, both works are based on high-level hard-
ware heuristics rather than real hardware behavior like
LHE, which may lead to sub-optimal networks. Energy-
aware pruning [23] adopts a hardware energy consump-
tion model in its pruning criteria. However, it leads to
a re-design for each target hardware and requires expert
knowledge of the hardware. Thus, it is not very user-
friendly. Chameleon [24] can effectively adapt CNNs to tar-
get platforms and deliver ChamNets that achieve consistent
accuracy gains across various latency constraints relative
to MobileNetV2 [25], MnasNet [26], and ShuffleNetV2 [27].
However, construction of Chameleon’s three predictors may
require training hundreds of baseline models, hence may be
time-consuming. In the domain of recurrent NNs, a rele-
vant work explores hardware-inspired weight- and block-
level sparsity for speech recognition [28]. With cuSPARSE
library support, it delivers 0.8× to 4.5× speed-up relative
to the dense baseline. However, we find cuSPARSE [29]
to be slower than the latest cuBLAS [30] dense library for
matrix multiplication, which is a key operation in LSTM.
In Fig. 1, we compare these two libraries on GPUs over a
typical dimension range of LSTMs. It can be observed that
3Global	monotonic	trend
Local	non-monotonic	trend
Fig. 2. Example of non-monotonicity in matrix multiplication on the
Nvidia Tesla P100 GPU. The weight matrix is square with its dimension
on the x-axis. The input has a batch size of 16.
cuSPARSE is slower than cuBLAS even at a 95% sparsity
level.
3 MOTIVATION
As opposed to most prior works that use floating-point
operations (FLOPs) or multiply-and-accumulate (MAC) op-
erations as an indirect metric for evaluating model compact-
ness, we aim to develop an automated LSTM synthesis flow
that acts on directly measured inference latency. This flow
does not adopt the traditional assumption that a smaller
model (e.g., with smaller hidden state widths) is implicitly
faster. In fact, we show that such an assumption is often
not valid at run-time on hardware. This points to the need
for a new methodology that can link model simplification
algorithms to direct execution benefits.
Let us first profile the latency of the matrix multiplica-
tion operation on a GPU, as shown in Fig. 2, due to its
computational importance. This operation consumes more
than half of the computational time in LSTMs. We observed
two distinct trends when considering matrix dimension
vs. latency:
1) Global monotonic trend: a smaller dimension is, in
general, faster in terms of run-time latency due to
the reduced number of weights (i.e., computation).
2) Local non-monotonic trend: the run-time latency
lags behind or even reverts the trend as the weight
dimension decreases. We refer to this local trend
as LHE and the point where LHE starts to occur
as the latency hysteresis point (LHP). Within the
latency hysteresis bin (i.e., the local range), smaller
dimensions worsen run-time latency relative to the
corresponding LHP.
LHE is caused by cache line granularity when load-
ing/storing data and vectorization optimization (e.g., vec-
torized vs. general matrix multiplication kernels) enabled at
some particular data input dimensions to take full advan-
tage of the bus bandwidth and single-instruction-multiple-
data (SIMD) nature of hardware processing units. Change
RC	pruning:	Global	monotonic	trend
RC	growth:	Local	non-monotonic	trend
Fig. 3. Inference latency per test instance for the DeepSpeech2 architec-
ture on the Nvidia Tesla P100 GPU. The hidden state and control gate
hidden layer widths are set to the same number. The input has a batch
size of 16. Architecture space redundancy: (1− #LHPs / #total design
points)×100%. RC: row/column.
of optimization strategies for memory placement or compu-
tation scheduling can easily impact the final execution effi-
ciency for inference [31], [32]. This also leads to a pervasive
presence of LHE on a CPU.
The impact of LHE can scale up to the inference model
level. For example, Fig. 3 shows a plot of the DeepSpeech2
inference latency against model size (specified by the hidden
state width and the control gate hidden layer width). We can
observe that a smaller DeepSpeech2 architecture, which also
typically has a lower accuracy, may also be slower in run-
time. This raises a question about the mainstream smaller-
is-better strategy, given the existence of a large number of
LHPs that make more than 90% of the design points in Fig. 3
sub-optimal.
4 METHODOLOGY
In this work, we combine the multi-granular grow-and-
prune algorithms with network profiling to optimize the
network towards a joint algorithm-hardware optimal so-
lution. We summarize our main synthesis flow in Fig. 4.
The proposed synthesis process starts with a partially con-
nected seed architecture. Under the guidance of hardware
profiles, the multi-granularity of our algorithms enables
the network to adaptively expand (row/column growth),
shrink (row/column pruning), condense (weight growth),
and sparsify (weight pruning) into hardware-favored design
points. This benefits hardware even when there is no spar-
sity support. In the final stage, the synthesis flow rests at
a compact design point that is both compact and hardware
friendly.
We illustrate the details of our training methodology
in Fig. 5. As shown in its upper section, we adopt the H-
LSTM cell that adds hidden layers to its control gates [18].
Its internal computation flow is governed by the following
equations:
4ftitot
gt
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ct = ft ⊗ ct−1 + it ⊗ gt
ht = ot ⊗ tanh(ct)
where ft, it, ot, gt, xt, ht, and ct denote the forget gate, input
gate, output gate, cell update vector, input, hidden state,
and cell state at step t, respectively; ht−1 and ct−1 refer to
the previous hidden and cell states at step t− 1; NN , H , W,
b, σ, and ⊗ refer to NN gates, hidden layer that performs
a linear transformation followed by an activation function,
weight matrix, bias, sigmoid function, and element-wise
multiplication, respectively; ∗ indicates zero or more H lay-
ers for each NN gate. H layers offer three advantages. First,
they enhance gate control through a multi-level abstraction,
hence alleviate H-LSTM’s reliance on external stacking.
Second, they can be easily regularized through dropout,
and thus lead to better generalization. Third, they offer a
wide range of choices for internal activation functions, such
as the ReLU. This may provide additional benefits, such
as faster learning and computation reduction due to zero
outputs [18].
We utilize four training steps to learn the values, con-
nectivity, and dimensions of the NN gates in the H-LSTM.
We show these steps in the lower part of Fig. 5. Training
starts from a sparse seed architecture that contains a small
fraction of connections to facilitate the initial back propa-
gation of gradient information. During the weight growth
(wg) phase, it iteratively wakes up only the most effective
connections to reach high accuracy based on the gradient
information. Then, it uses structured row/column pruning
(rcp) algorithms to shrink the network dimensions, leading
to lower inference latency. Next, it profiles the latency model
on hardware and uses row/column growth (rcg) algorithms
to obtain a network from LHE-aware locally optimal design
points. This enables simultaneous latency and accuracy
gains, as shown later. Finally, it prunes away some weights
for extra compactness.
We next explain in detail the algorithms involved in
these four steps. Unless otherwise stated, we assume a
mask-based approach for tackling sparse networks. Each
weight matrix W has a corresponding binary mask matrix
Msk that is of the exact same size. We finally update each
W with its corresponding W⊗Msk after the training flow
terminates.
4.1 Weight growth & pruning
The main objective of the weight growth phase is to locate
only the most effective dormant connections to reduce the
value of the loss function L. We first evaluate ∂L/∂w for
each dormant connection w based on its average gradient
over the entire training set. Then, we activate a dormant
connection based on the following policy:
Msk(w) = 1, iff |w.grad| ≥ (100(1− gw))th percentile of |W.grad|
where gw denotes the weight growth ratio. This rule was
first proposed in [13]. It caters to dormant connections
that are most efficient at loss function L reduction, and
enables the network to reach a target accuracy with far less
Fig. 4. An illustration of the hardware-aware architecture synthesis flow.
redundancy than a fully connected model. This offers an
accurate yet irredundant model for all the subsequent steps
to act on.
We adopt the magnitude-based weight pruning strat-
egy for final redundancy removal. Pruning of insignificant
weights is an iterative process. In each iteration, we adopt
the following policy for weight selection:
Msk(w) = 0, iff |w| ≤ (100pw)th percentile of |W|
where pw denotes the weight pruning ratio. We prune a
neuron if all its input (or output) connections are pruned
away. We retrain the network after the weight pruning
iteration to recover its performance. The pruning phase
terminates when retraining cannot achieve a pre-defined ac-
curacy threshold. In the final training step, weight pruning
minimizes the memory requirement of the final inference
model. It also provides a high weight sparsity level for
sparsity-driven libraries, such as Intel Math Kernel Library
(MKL) [33] on Intel CPUs, as shown later.
4.2 Row/column growth & pruning
The grow-and-prune approach at the row/column level
enables the network to adaptively expand and shrink its
dimensions. This leads to an effective descent in the model
architecture space towards fast, accurate, yet execution-
efficient design points. However, due to the introduction
of a large number of sub-optimal design points by hard-
ware, the model architecture space may become rather non-
monotonic, thus necessitating a carefully-crafted stopping
criterion for this process.
We propose row/column grow-and-prune algorithms to
exploit LHE for hardware-symbiotic solutions. The pruning
algorithm takes advantage of the global trend to shrink the
model dimension for latency reduction, whereas the growth
algorithm recovers the model back to its corresponding LHP
for simultaneous latency and accuracy gains.
We present the row/column pruning algorithm in Algo-
rithm 1. Inspired by magnitude-based weight pruning meth-
ods, we examine the sum of the magnitudes of the weights
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Fig. 5. Schematic diagram of our training methodology.
Algorithm 1 Row/column pruning algorithm
Input: pc - column pruning ratio, pr - row pruning ratio, W ∈
RM×N - control gate tensor , Msk ∈ RM×N - mask tensor
Denote:M - row count, N - column count
thr = (prN)th smallest value in sum(abs(W), axis = 1)
thc = (pcM)th smallest value in sum(abs(W), axis = 0)
for 1 ≤ m ≤M do
if sum(abs(Wm,:)) ≤ thc then
Mskm,: = 0
Wm,: = 0
end if
end for
for 1 ≤ n ≤ N do
if sum(abs(W:,n)) ≤ thr then
Msk:,n = 0
W:,n = 0
end if
end for
per row/column for importance ranking. Row/column
pruning is also an iterative process. We retrain the network
after each pruning iteration, and stop if retraining cannot re-
cover the performance to a pre-defined accuracy threshold.
Algorithm 2 illustrates our gradient-based row/column
growth algorithm. Similar to the weight growth algorithm,
we first evaluate ∂L/∂w for all the dormant connections
in the network based on the average gradient over the
entire training set (or a large batch). We only wake up the
dormant rows and columns that possess the largest gradient
magnitude sums, hence yielding the most efficiency in the
reduction of loss function L.
5 EXPERIMENTAL RESULTS
We next present our experimental results for the language
modeling and speech recognition benchmarks. We imple-
Algorithm 2 Row/column growth algorithm
Input: gc - column growth ratio, gr - row growth ratio, W ∈ RM×N
- control gate tensor , Msk ∈ RM×N - mask tensor
Denote: M - row count, N - column count, G ∈ RM×N - bridging
gradient matrix, setc - indices for existing columns, setr - indices for
existing rows, lr - current learning rate
for 1 ≤ m ≤M, 1 ≤ n ≤ N do
ifm in setc and n in setr then
Gm,n = 0
end if
end for
thr = (grN)th largest value in sum(abs(G:,setc ), axis = 1)
thc = (gcM)th largest value in sum(abs(Gsetr,:), axis = 0)
for 1 ≤ m ≤M do
if sum(abs(Gm,setc )) ≥ thr then
Mskm,setc = 1
Wm,setc = Gm,setc · lr
end if
end for
for 1 ≤ n ≤ N do
if sum(abs(Gsetr,n)) ≥ thc then
Msksetr,n = 1
Wsetr,n = Gsetr,n · lr
end if
end for
ment our methodology using PyTorch [34] on both Nvidia
GPUs and Intel Xeon CPUs. For GPU, we have experi-
mented with Nvidia GPUs: Quadro P2000, Tesla P100, and
Tesla V100. For CPU, we have targeted Intel Xeon CPUs:
Gold 5118 (2.3 GHz), E5-2682 v4 (2.5 GHz), and Broadwell
(2.4 GHz). For CPU inference, we use Intel MKL [33] imple-
mentations for sparse matrix operation.
6TABLE 1
Performance gain breakdown of each training step for language modeling on GPUs
Step Model #Params. Perplexity LatencyP2000 P100 V100
Baseline LSTM 14.46M 72.1 3.52ms 2.12ms 2.72ms
(a) H-LSTM+wg 4.68M 70.2 2.21ms 1.45ms 1.81ms
(b) H-LSTM+wg+rcp 3.21M 72.2 1.78ms 1.27ms 1.51ms
(c) H-LSTM+wg+rcp+rcg 3.24M 71.8 1.65ms 1.18ms 1.14ms
(d) H-LSTM+wg+rcp+rcg+wp 0.80M 72.1 1.65ms 1.18ms 1.14ms
Fig. 6. Change of a typical input-to-hidden-layer weight matrix in the H-LSTM in different phases. White sections denote active connections. All
non-zero elements are changed to 1 for better visualization.
5.1 Language modeling
We first demonstrate the effectiveness of our approach on
language modeling.
Model architecture: We experiment with a stacked
LSTM architecture for this application that feeds embedded
word vectors to the recurrent layers. The word vocabulary
has size 10,000. The dimension of the input word embed-
ding is 400. We first train a conventional stacked LSTM ar-
chitecture as the baseline. It contains two stacked recurrent
layers, each with the hidden state width set to 1500, same as
in [4], [5], [35]. Next, we implement our methodology on a
one-layer H-LSTM with the hidden state width again set to
1500. Each control gate contains one hidden layer with this
width.
Dataset: We report results on the Penn Treebank (PTB)
dataset [36]. It contains 929k, 73k, and 82k words in the
training, validation, and test sets, respectively.
Training: We use a stochastic gradient descent (SGD)
optimizer for this application. We initialize the learning rate
to 30, decayed by 10 when the validation accuracy does
not increase in 50 consecutive epochs. We use a batch size
of 32 for training. We use a dropout ratio of 0.2 for the
hidden layers in the control gates, as in [18], 0.65 for input
embedding layers, and 0.1 for input words, as in [37]. We
employ L2 regularization during training with a weight
decay of 1.2 × 10−6. We use word-level perplexity as our
evaluation criterion, same as in [4], [5], [35].
We next present our experimental results for GPU and
CPU inference.
5.1.1 Synthesized models for GPU inference
We first implement our methodology on various GPUs and
compare our results with those for the conventional stacked
LSTM architecture in Table 1. Latency indicates the average
value per test word sequence of length 70 over the entire
test set at a batch size of 16. It can be observed that the
four steps in our learning algorithm work sequentially and
collaboratively to learn structured sparsity in the network,
as shown in Fig. 6. To further illustrate the performance
gains obtained in each training step, we also break down
their individual contributions in Table 1, and present the
details next:
Step (a): The seed architecture has a 50% sparsity level. In
the weight growth phase, we use a growth ratio set to 10%
for the first eight epochs. This enables the network to reach
a 70.2 perplexity with only 65% of its available connections,
i.e., at a 35% sparsity level.
Step (b): We use equal pruning ratios for rows and
columns of 20%. We halve the pruning ratios if the post-
retraining perplexity surpasses a pre-defined performance
threshold. For this application, we set the performance
threshold to 72.1. This is the performance achieved by
our stacked LSTM model, and better than the values re-
ported in [4], [5], [35], [40]. In the final stage, we iteratively
prune away single rows and columns until the performance
threshold can no longer be satisfied. This enables us to fully
exploit the global monotonic trend for latency reduction.
After this step, the dimension of each control gate matrix
shrinks from 1500/400 to 1197/317. This brings a 14% to
20% reduction in inference latency.
Step (c): We next locate the LHPs for each GPU before
starting the growth process. For this application, we find
all three GPUs favor the same 1200/320 LHP in the model
architecture space defined by the control gate dimension.
We then calculate the growth ratios accordingly to recover
the network into this LHP. As expected, LHE exploration
7TABLE 2
Inference model comparison for language modeling on GPUs
Model #Params. Perplexity LatencyP2000 P100 V100
Our stacked LSTM - baseline 14.5M 72.1 3.52ms 2.12ms 2.72ms
Sukhbaatar et al. [38] - 120 - - -
Mikolov et al. [39] - 115/115 - - -
Wen et al. [5] 14.9M 78.7 - - -
Zhu and Gupta [35] 7.2M 77.5 7.94ms* 3.69ms* 3.02ms*
Zaremba, Sutskever, and Vinyals [40] 18.0M+ 73.6 - - -
Lin et al. [4] 9.0M+ 72.2 - - -
This work 0.80M (18.0×) 72.1 1.65ms (2.1×) 1.18ms (1.8×) 1.14ms (2.4×)
+Pessimistic estimate at zero word embedding dimension, i.e. ultimate lower bound, and 1500 hidden state width as reported in the paper.
∗Measured based on our implementation of the exact same configuration as reported in the paper.
enables a 7% to 23% reduction in measured inference latency
jointly with a 0.4 perplexity bonus.
Step (d): We use an initial weight pruning ratio of 70%
and update it based on the same rule as in Step (b). This
step further reduces the number of network parameters by
4.1×.
We compare our final inference model with relevant
work in Table 2. Our models outperform the ones in the liter-
ature from all three design perspectives. Against the stacked
LSTM baseline, we reduce the number of parameters by
18.0×, and measured run-time latency by 2.1×, 1.8×, and
2.4× on Nvidia P2000, P100, and V100 GPUs, respectively,
without any accuracy degradation.
5.1.2 Synthesized models for CPU inference
We next report results from the implementation of our
methodology on CPUs. We base our experiments on the
Intel MKL [33] implementation due to its support and accel-
eration of sparse matrix computations. For CPU inference,
we skip the dimension reduction process (i.e., Step(b) and
Step(c)) to fully exploit the potential of weight sparsity. The
high sparsity level without dimension reduction at 93.4%
enables us to fully explore the benefit of sparsity accelera-
tion, as opposed to a sparsity level at 83.5% with dimension
reduction that undermines the benefits of MKL. This yields
additional 1.6× latency and 2× parameter reduction. Our
final model has a test perplexity of 72.1, same as the test
perplexity of the LSTM baseline. It only contains 0.47M
parameters as opposed to the baseline LSTM model that has
14.5M parameters (leading to a 30.5× compression ratio).
We next compare the latency of the final inference
models on CPUs in Table 3. Relative to the LSTM base-
line for language modeling, we reduce the inference la-
tency by 76.1% (4.2×), 80.8% (5.2×), and 75.8% (4.1×) on
Intel Xeon Gold 5518, E5-2682 v4, and Broadwell CPUs,
respectively. Sparsity-driven MKL acceleration contributes
approximately 2.5× speed-up, while utilizing H-LSTM cells
contributes the remaining 2× speed-up on the CPUs.
5.2 Speech recognition
We now consider another well-known application: speech
recognition.
Model architecture: We implement a bidirectional Deep-
Speech2 architecture that employs stacked recurrent lay-
ers following the convolutional layers for speech recog-
nition [1]. We extract Mel-frequency cepstral coefficients
from the speech data in a 20ms feature extraction window.
There are two CNN layers present prior to the recurrent
layers and one connectionist temporal classification layer
for decoding [41] after the recurrent layers. The width of the
hidden state is 800, same as in [4], [42]. Each control gate
contains one hidden layer with width 800.
Dataset: We obtain the results for the AN4 dataset [43]. It
contains 948 training utterances and 130 testing utterances.
Training: We utilize a Nesterov SGD optimizer in our
experiment. We use a batch size of 16 for training. We ini-
tialize the learning rate to 3×10−4 and decay it by 0.99 after
every training epoch. We use a dropout ratio of 0.2 for the
hidden layers in the H-LSTM. We use batch normalization
between recurrent layers. We use L2 regularization with a
weight decay of 1× 10−4. We use word error rate (WER) as
our evaluation criterion, same as in [4], [42], [44].
We adopt the model reported in [4] as our LSTM base-
line. It contains five stacked LSTM layers with a hidden state
width of 800. Then, we implement our methodology and
compare our results for GPU and CPU inference as follows.
5.2.1 Synthesized models for GPU inference
We summarize our results for GPU inference in Table 4.
Latency values indicate the average instance latency over
the test set with a batch size of 16. In Table 4, we also
break down the changes in model characteristics throughout
the training flow to separate the performance gains at each
training step:
Step (a): The seed architecture has a 50% sparsity level.
In the weight growth phase, we use a growth ratio of 10%
for the first six training epochs. This enables the network
to reach an 8.39% WER with only 62% of its available
connections, i.e., at a 38% sparsity level.
Step (b): We also adopt equal row and column pruning
ratios of 20%, and update them using the same method as
in Step (b) of the language modeling application. This trims
down the dimension of each weight matrix from 800/800 to
626/626, thus reducing the measured inference latency by
2% to 30% across the three targeted GPUs.
Step (c): Unlike in the case of language modeling, this
step unveils different LHPs for the P2000 and P100 GPUs:
it recovers the network into a 640/640 LHP for the P2000
GPU and a 644/644 LHP for the P100 GPU. LHE exploration
for speech recognition enables an additional 0.22% to 0.85%
WER reduction, jointly with a latency reduction of 9.2% to
19.2%.
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Inference model comparison for language modeling on CPUs
CPU platform Baseline LSTM latency This work Speed-up factor
Intel Xeon E5-2682 v4 115.90ms 22.64ms 5.1×
Intel Xeon Gold 5118 125.08ms 24.02ms 5.2×
Intel Xeon Broadwell 81.03ms 19.57ms 4.1×
TABLE 4
Performance gain breakdown of each training step for speech recognition on GPUs
GPU platform Step Model #Layers Dimension #Params. WER(%) Latency
Baseline LSTM [4] 5 800/800 50.4M 12.90 35.87ms*
Nvidia P2000
(a) H-LSTM+wg 3 800/800 27.1M 8.39 32.13ms
(b) H-LSTM+wg+rcp 3 626/626 18.2M 10.29 22.55ms
(c) H-LSTM+wg+rcp+rcg 3 644/644 18.3M 9.44 20.79ms
(d) H-LSTM+wg+rcp+rcg+wp 3 644/644 8.1M 9.97 20.79ms
Baseline LSTM [4] 5 800/800 50.4M 12.90 24.04ms*
Nvidia P100
(a) H-LSTM+wg 3 800/800 27.1M 8.39 22.77ms
(b) H-LSTM+wg+rcp 3 626/626 18.2M 10.30 19.61ms
(c) H-LSTM+wg+rcp+rcg 3 640/640 18.3M 10.08 17.70ms
(d) H-LSTM+wg+rcp+rcg+wp 3 640/640 7.2M 10.25 17.70ms
Baseline LSTM [4] 5 800/800 50.4M 12.90 19.35ms*
Nvidia V100
(a) H-LSTM+wg 3 800/800 27.1M 8.39 17.67ms
(b) H-LSTM+wg+rcp 3 626/626 18.2M 10.30 17.32ms
(c) H-LSTM+wg+rcp+rcg 3 640/640 18.3M 10.08 13.99ms
(d) H-LSTM+wg+rcp+rcg+wp 3 640/640 7.2M 10.25 13.99ms
∗Measured based on our implementation of the exact same configuration as reported in the paper.
TABLE 5
Inference model comparison for speech recognition on GPUs
Model #Params. WER(%) LatencyP2000 / P100 / V100 P2000 / P100 / V100 P2000 / P100 / V100
Lin et al. [4] - baseline 50.4M 12.90 35.87ms* / 24.04ms* / 19.35ms*
Alistarh et al. [44] 13.0M 18.85 -
Naren [42] 37.8M 10.52 -
Dai, Yin, and Jha [18] 2.6M 10.37 32.13ms / 22.77ms / 17.67ms
This work 8.1M (6.2×) / 7.2M (7.0×) / 7.2M (7.0×) 9.97 / 10.25 / 10.25 20.79ms (1.7×) / 17.70ms (1.4×) / 13.99ms (1.4×)
Step (d): We initialize the weight pruning ratio to 70%
and update it using the same rule as in Step (d) in the lan-
guage modeling application. This step reduces the number
of network parameters by 2.3× to 2.5×.
We compare our final inference models with relevant
work in Table 5. Our results outperform most of the pre-
vious work from all three design perspectives. Though con-
taining more parameters than the models presented in [18],
our models achieve higher accuracy and deliver substantial
inference speed-ups. Relative to the conventional LSTM
baseline [4], our method reduces the measured inference
latency by 1.7× (1.4×/1.4×) on the P2000 (P100/V100)
GPU, while simultaneously reducing the number of param-
eters by 6.2× (7.0×/7.0×), and WER from 12.90% to 9.97%
(10.25%/10.25%).
5.2.2 Synthesized models for CPU inference
We also exploit weight sparsity for speech recognition on
CPUs. Augmented by Intel MKL, weight sparsity offers
substantial memory and latency reductions at run-time.
Similar to language modeling, we skip the dimension re-
duction process (i.e., Step(b) and Step(c)) to fully exploit
the potential of weight sparsity. The high sparsity level
without dimension reduction at 94.2% enables us to fully
exploit sparsity acceleration, as opposed to a sparsity level
at 88.8% with dimension reduction that undermines the
benefits of MKL. This yields additional 1.4× latency and
2.8× parameter reduction. Our final CPU inference model
contains only 2.6M parameters as opposed to the baseline
LSTM model that has 50.4M parameters (19.4× compression
ratio). It has a WER of 10.37%, which is 2.53% more accurate
than the LSTM baseline.
We next compare the latency of the final inference
models on the CPUs in Table 6. Relative to the LSTM
baseline for speech recognition, we reduce the inference
latency by 57.9% (2.4×), 53.8% (2.2×), and 54.8% (2.2×)
on Intel Xeon Gold 5518, E5-2682 v4, and Broadwell CPUs,
respectively. Sparsity-driven MKL acceleration contributes
approximately 2× speed-up, whereas utilizing H-LSTM
cells contributes the remaining 1.1× speed-up.
6 CONCLUSIONS
In this work, we proposed a hardware-guided symbiotic
training methodology for compact, accurate, yet execution-
efficient inference models. By leveraging hardware-
impacted LHE and multi-granular grow-and-prune algo-
rithms, we were able to reduce LSTM latency while increas-
ing its accuracy. We evaluated our algorithms on the lan-
9TABLE 6
Inference model comparison for speech recognition on CPUs
CPU platform Baseline LSTM latency This work Speed-up factor
Intel Xeon E5-2682 v4 179.0ms 75.3ms 2.4×
Intel Xeon Gold 5118 202.1ms 93.3ms 2.2×
Intel Xeon Broadwell 146.7ms 66.3ms 2.2×
Baseline latency values are measured based on our implementation of the exact same configuration
as reported in [4].
guage modeling and speech recognition applications. Rela-
tive to the traditional stacked LSTM architecture obtained
for the Penn Treebank dataset, we reduced the number of
parameters by 18.0×, and measured run-time latency by
2.1×, 1.8×, and 2.4× on the Nvidia P2000, P100, and V100
GPUs, respectively, without any accuracy degradation. We
reduced the number of parameters by 30.5×, and measured
run-time latency by 5.1×, 5.2×, and 4.1× on the Intel Xeon
E5-2682 v4, Gold 5518, and Broadwell CPUs, respectively,
without any accuracy degradation. Relative to the Deep-
Speech2 architecture obtained from the AN4 dataset, we
reduced the number of parameters by 7.0×, WER from
12.9% to 9.9%, and measured run-time latency by 1.7×,
1.4×, and 1.4× on the Nvidia P2000, P100 and V100 GPUs,
respectively. We also reduced the number of parameters
by 19.4×, WER from 12.9% to 10.4%, and measured run-
time latency by 2.4×, 2.2×, and 2.2× on the Intel Xeon E5-
2682 v4, Gold 5518, and Broadwell CPUs, respectively. Thus,
our method yields compact, accurate, yet execution-efficient
inference models.
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